Number of employees
1-4
Lack of good testbench automation technologies to validate complex design properties, access to robust verification IP for emerging standards such as PCI Express and Advanced Switching, having to use proprietary verification only languages and their steep learning curves, or poor simulation throughput and capacity for large RTL and gate-level designs?